Overview

Adaptable, Algorithmic and Efficient

NetSpeed Orion represents a new way of designing and optimizing SoC interconnects.
One that takes high-level system requirements from on-chip bandwidth & latency to Quality of Service (QoS) and constructs an optimized NoC solution.

Learn more about the features of NetSpeed Orion

netspeed-orion-features


Automated, Easy-to-use Design Flow

NetSpeed Orion is configured & optimized with NocStudio – a NoC architecture exploration platform & design compiler.
NocStudio provides a new level of automation in designing SoC interconnects – right from determining the most efficient topology to automating optimization of NoC channels, buffers & routing for system level user specifications.

Learn more about NetSpeed NocStudio

netspeed-orion-design


Higher Performance, Faster Time-to-market, Lower Power

NetSpeed Orion’s unique heterogeneous architecture allows it to deliver scalable high performance – Tbps of on-chip bandwidth – for a variety of SoCs, from mobile to enterprise computing & networking.

Learn more about the benefits of NetSpeed Orion

netspeed-orion-high-performance_0

Features

Physically Aware, Adaptable NoC

NetSpeed Orion is placement aware and allows full heterogeneity in NoC topology.
The final NoC can be a ring, bus, tree, mesh or other topology.
It adapts to floorplan as well as connectivity between components.

netspeed-orion-adaptable


Algorithmic, Sophisticated NoC

NetSpeed Orion uses sophisticated algorithms to solve complex SoC issues like QoS & deadlock avoidance.
It presents elegant solutions to tradeoffs between performance metrics like bandwidth, latency & power.

netspeed-orion-high-performance


Power Efficient NoC

NetSpeed Orion is efficient in handling power, performance tradeoffs prevalent in SoC designs.
It packetizes data and performs traffic-based optimizations optimizing every router, buffer and wire in the NoC.
It also provides SoC architects with advanced low-power techniques like activity-based clock gating & power islanding.

netspeed-orion-power-efficient

Benefits

Higher Performance,netspeed-orion-benefits

Faster Time-to-market,

Lower Power,

Scalable Solution

Tbps of on-chip bandwidth
The underlying hardware elements are designed for supporting higher throughput – Terabits per second – with low footprint. Using these elements, efficient NoC can be built for variety of SoCs – from mobile to enterprise computing & networking.

Faster Time-to-market
NetSpeed Orion bridges the front-end & back-end design gap. It allows for more design iterations & refinement throughout design cycle. NetSpeed Orion is also correct by construction, significantly reducingdebug time.

Lower Power
NetSpeed Orion’s optimizations architecturally reduce power in NoC. It uses packetized data for communication reducing number of wires. It supports activity-based clock gating & power islanding.

NoC Solution Platform
NetSpeed Orion’s unique heterogeneous architecture allows it to deliver scalable high performance with increasing number of IP blocks in a SoC. This allows for Orion to be used as a NoC platform for an entire product family.

Design Flow

NetSpeed NocStudio – Architecture Exploration Platform

NocStudio enables SoC architects to design, configure & simulate NetSpeed’s NoC IP as well as evaluate multiple SoC architectures.
NocStudio provides a new level of automation in designing SoC interconnects – right from determining the most efficient topology to automating optimization of NoC channels, buffers & routing for system level user specifications.


Specifynetspeed-orion-design
NocStudio takes high level SoC specifications like number of components, physical floorplan of SoC, performance (bandwidth, latency), QoS and power.

Optimize
NocStudio performs multiple optimizations to construct NoC. Based on the specifications, it optimizes NoC topology, routing between the blocks, channel & link allocation as well as make suggestions on alternate placement. It also provides a high degree of user interaction to allow customization of the NoC.

Generate
The final step in the design flow is used to generate synthesizable RTL along with functional C++ models, detailed performance statistics and sanity verification test benches.